

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN THE APPLICATION OF:

WILLIAM J. BORLAND ET AL.

CASE NO.: EL0499 US NA

APPLICATION NO.: 10/664,638

CONFIRMATION NO.: 5044

GROUP ART UNIT: 2836

**EXAMINER:** 

FILED: SEPTEMBER 18, 2003

FOR: HIGH TOLERANCE EMBEDDED CAPACITORS

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with 37 CFR 1.97 and 1.98, Applicants would like to bring to the attention of the U.S. Patent and Trademark Office information that may be helpful in the examination of the above-identified patent application. All of the information is listed on an attached Forms PTO/SB/08.

Should any fee be required in connection with the filing of this Information Disclosure Statement, please charge such fee to Deposit Account No. 04-1928 (E. I. du Pont de Nemours and Company).

Respectfully submitted,

REBECCA W. TULLOCH

ATTORNEY FOR APPLICANT S

Rebellon

Registration No.: 36,297 Telephone: (302) 892-7911 Facsimile: (302) 992-7343

Dated: 1/15/2004

Enclosures

PTO/SB/08A (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

e Paperwork Reduction Act of 1995, no persons are required to respond to a conection of information diffess it contains a valid OWD Control

Substitute for form 1449/PTO

Sheet

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

3

00	iipiete ii Kilowii	
Application Number	10/664,638	
Filing Date	September 18, 2003	
First Named Inventor	William J. Borland	
Art Unit	2836	
Examiner Name		
Attorney Docket Number	EL0499 US NA	

				U. S. PATENT D	OCUMENTS	
Examiner Initials*	Cite No.1		Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	ļ <u>.</u>	US-	mber-Kind Code <sup>2 (if known)</sup>			rigules Appear
	1	05-	4,190,854	02-26-1980	Redfern	
		US-	6,317,023	11-13-2001	Felten	
		US-	6,631,551	10-14-2003	Bowles et al.	
		US-	2002/0179329 A1	12-05-2002	Fukuoka et al.	
		US-	2003/0154592 A1	08-21-2003	Felten	
		US-				
		US-				
		บร-				
		US-				
		US-				
		US-				
		US-				
		US-				<del></del>
		US-				
•		US-				
		US-				
		US-				
	<del>                                     </del>	US-				
		US-		<del>                                     </del>		

		FOREI	<b>GN PATENT DOCU</b>	MENTS		
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	
		Country Code <sup>3 "</sup> Number <sup>4 "</sup> Kind Code <sup>5</sup> (if known)	MM-DD-YYYY		Or Relevant Figures Appear	T⁵
		JP 2003-92460	05-31-2002			
		JP 2-153589	06-13-1990	Ibiden KK		
		JP 2001-168491	12-09-1999			
	L					<u> </u>
	1					

Examiner Date	
Signature Considered	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

PTO/SB/08b (08-03)

Approved for use through 06/30/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE he Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO Complete if Known Application Number 10/664,638 INFORMATION DISCLOSURE Filing Date September 18, 2003 STATEMENT BY APPLICANT First Named Inventor William J. Borland Art Unit 2836 (Use as many sheets as necessary) Examiner Name Attorney Docket Number Sheet 3 EL0499 US NA

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		
		JOHN FELTEN AND SAUL FERGUSON, Embedded Ceramic Resistors and Capacitors for PWB, IP Printed Circuit Expo, San Diego, CA, April 2000.		
		JOHN J. FELTEN AND SAUL FERGUSON, Ceramic Resistors and Capacitors Embedded in PWB, IPC, San Diego, April 5, 2000.		
		JOHN J. FELTEN AND SAUL FERGUSON, Ceramic Resistors and Capacitors Embedded in PWB, IMAPS, Denver, April 29, 2000.		
· · · · · · · · · · · · · · · · · · ·		JOHN J. FELTEN AND WILLIAM J. BORLAND, Embedded Ceramic Passives in PWB: Process Development, IPC Printed Circuit Expo, Anaheim, CA, April 2001.		
******************		JOHN J. FELTEN AND WILLIAM J. BORLAND, Ceramic Resistors and Capacitors Embedded in PWB's, IPC Expo, April 3, 2001.		
	,	WILLIAM BORLAND, Designing for Embedded Passives, Printed Circuit Design, August 2001.		
Examiner Signature		Date Considered		

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08b (08-03)
Approved for use through 06/30/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

ne Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Attorney Docket Number

**EL0499 US NA** 

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Complete if Known

Application Number

10/664,638

Filing Date
September 18, 2003

First Named Inventor
William J. Borland

Art Unit
2836

Examiner Name

3

Sheet

3

NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			
		WILLIAM BORLAND, JOHN J. FELTEN, Thick Film Ceramic Capacitors and Resistors inside Printed Circuit Boards, 34th International Symposium on Microelectronics (IMAPS), Oct. 9-11th, 2001, Baltimore, MD.			
		JOHN FELTEN, RICHARD SNOGREN, JIMING ZHOU, Embedded Ceramic Resistors and Capacitors in PWB: Process and Performance, Fall IPC Meeting, October 11, 2001, Orlando, FL.			
		WILLIAM J. BORLAND AND SAUL FERGUSON, Embedded Passive Components in Printed Wiring Boards, a Technology Review, To be published in CircuiTree Magazine, 2001.			
842410384648484644612444		JIMING ZHOU, JOHN D. MYERS AND JOHN J. FELTEN, Embedded Passives Technology for PCBs: Materials, Design, and Process, IMAPS 2002 Conference, Denver, CO, Sept. 4-6, 2002.			
***************************************		JOHN J. FELTEN, Electronic Circuits World Convention, Paper number IPC31, Advanced Embedded Passives Technologies - Putting Ceramic Components into Organic PWBs.			
***************************************	WILLIAM BORLAND, JOHN J. FELTEN, SAUL FERGUSON, ALTON B. JONES AND ANGEL LAWRENCE, Embedded Singulated Ceramic Passives in Printed Wiring Boards, IMAPS Advantection Technology Workshop on Passive Integration, Ogunquit, ME, June 19-21, 2002.				
Examiner Signature		Date Considered			

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



## Certificate of Mailing under 37 CFR 1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

on January 15, 2004

M. Kay Lilly

Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of mailing, or this certificate must identify each submitted paper.

10/664,638
EL0499 US NA
INFORMATION DISCLOSURE STATEMENT
FORMS PTO SB08 a, and PTO SB08 b (2)
COPIES OF CITED REFERENCES (22)
RETURN POSTAL RECEIPT CARD
CERTIFICATE OF MAILING

This collection of information is required by 37 CFR 1.8. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.8 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.